The complete FETishizator V2.2

By Dietmar W. Gerhold "TUBECLINIC"; mailto: gerhold@mcnon.com

After having done some elementary investigations for the late project of Mr. Lukasz Fikus – to find a method of matching and amplifying the output signal of a DAC with solid state products – I found a proper way to achieve a tube-like sound, which cannot be determined easily from that of real glass tubes.

The background for this project was, that for a non-tube version of his highly acclaimed "Lampizator" there would be no need for an anode-voltage DC-supply and there would be no tube-heater consumption. All in all, we could spare a separate DC-supply.

I sent my opinions to Lukasz and after he tried my quick applied hand drawings and published them on his website, I found, that there are some mistakes in his schematic drawings (only evident in the first publication, some days later corrected!). Because my hand drawings based only on a computer designed circuit, I made my own real life experiments and designed a complete stage including a "quiet DC-supply". There were some problems with crosstalk.

To make the real McCoy complete, I also designed a PCB, for to make the building of this stage easy – even ready for beginners.

About sound:

During my experiments I found out, that the MOSFET cathode follower (Q₃) in my schematic is essentially necessary, if you want this tube-like, nasty triode sound. JFETs have the belonging, that they sound just like pentodes in triode mode (a little bit crispier than a triode, but with the same distortion characteristics). This leads from the fact, that the control grid of a JFET is more high-resistant than that of a triode and the output characteristics of the JFET show more that of a current source. The distortion products are nearly the same (almost only k_2 and k_4), which will guaranty this triode sound. To reduce this typical crispy sound, a small capacity should be brought into the circuit. This is done by using a small signal MOSFET as a cathode-follower. It has also the advantage, that the output of the circuitry has only some few tens of Ohms.

The schematic of Lukasz at his homepage:

The biggest mistake in his first schematic (now corrected by a liner note!) was the fact, that it showed a BF245B and he coupled it with surrounding elements, normally used for a BF245A. This would lead to a drain starvation effect and I would be highly surprised, if Lukasz found the sound as fabulous as he wrote.

The correct schematic is enclosed to this article. Please do not try to substitute the original JFET in this circuitry by any other type. I tried some other types and found that this is not so good an idea - reflected on sound.

The complete FETishizator:

I have to say, that I am not so happy with the name "FETishizator", so I call it "FET_CDout" in my papers. But I respect Lukasz's choice, so it shall stay, anyhow ...

OK now - my schematic <FET_CDout.pdf> shows a circuitry, which is very similar, because it almost shows my original hand drawing:

I used a BF245A, because the maximum input voltage (leading from +4mA of the current output DAC-TDA1541) will be only $400mV_{pp'}$ if used with the input resistor $R_2 = 100\Omega$ (4mA*100 Ω = 400mV).

The gate/source voltage of the BF245A is typically 1V at 1mA drain-current. Digitally Null output of the DAC will result in +2mA output current, which will reflect an input voltage of the JFET of +200mV. Full scale output of the DAC will result in – positive half-wave – +400mVDC (4mA * 100 Ω), while - negative half-wave – in 0VDC; all peak to peak AC - seen as DC-voltage.

So we can presume a Null input voltage of +200mV as our design point. If the BF245A had 0V at its gate, it would show a drain current of 1mA, if we put a $1k\Omega$ resistor into the source path. Because we have +200mV as design point we have to raise the value something to around 1200Ω to achieve the same drain current. JFETs are at their best performance at this 1mA drain-current, so do not change this value!

The drain resistor R_5 (5k6) has to settle half the remaining supply voltage across it, to give fully symmetrical operation.

In my given example, I presume a supply voltage (L/R_B+) of +12VDC. So we have to lower this value by 1,2V (the gate/source voltage) => 10,8V and then we have to divide it by 2 => 5,4V. 5,4V / 1mA leads to 5,4k Ω . The closest value is 5k6, which is close enough for our circuitry. The common formula reads:

$$R_5 = \frac{\left(V_{B+} - V_{GS}\right)}{2*I_D}$$

Note:

You could improve the performance of this circuit, if you raised the B+ voltage until close to +30V (breakdown voltage of any BF245), but be sure, never to exceed this value! Use the above formula to make the needed dimensioning! Keep proper spares in your calculation! If VCC is close to +30VDC, a value of 12k ... 15k (R5) will be a good point to start with. R15, R18 should settle to 5k6 each.

JFET breakdown will never destroy the DAC, because its gate is isolated from the channel and even channel (source/drain) breakdown will be held-back by the "quiet DC-supply" circuit. But you had to replace the JFET, because it would not operate any more!

Since the current through R_3 (1200 Ω) will cause a current feedback, we have to bypass this resistor by some capacitance. As I wrote in my "Music Angel Mod article", bigger electrolytic caps show an immeasurable phase problem, we have to bypass also with foil capacitors (C_4 , C_5 , C_6). By this means, the current-feedback only exists for DC (for a stable DC operating point) but not for AC current. The AC amplification will therefore be much higher. The common formula for the dimensioning of caps reads:

$$C_{RS} = \frac{1}{2 * \pi * f_u * R_S}$$

You should settle f_u to about \leq 5Hz to get satisfactory results. This formula can also be used for all input and output caps! Only substitute input resistance or output resistance instead of R_s .

At the drain of the JFET the MOSFET (BS170) is coupled. It cannot do any good or bad to the overall audible sound, it matches only impedance while it reduces high frequent dirt in the signal (above 0,5MHz) by its gate capacitance.

Please note: Tubes do the same by their grid- and Miller-capacitance!!!

The "quiet DC-supply" - flanking each audio channel - is consisting of a very high gain Darlington transistor in connection with some passive parts, which all in all form a "gyrator". The function of this stage is very versatile and can be seen like a choke, built of "sand". The input voltage (VCC) may be as high as 120VDC if you use the mentioned BD651. Not all parts on the schematic drawing are used in common for all applications. I enclosed four typical dimensionings for VCC => ~ 12V, 15 ... 20V, 24V ... 30V, bigger (50V) in the back of this article. The BD651 stabilizes the supply voltage, while it decouples both audio channels to a maximum and while it also smoothes B+ like a serial choke.

Theory tells, if you connect a cap to the inverting input (here: transistor base) of a current amplifying part, the complete circuit acts like an inductance. Big bargain in this small and sophisticated circuit!

I also enclosed the copper layout <FET_CDout_Cu.pdf> in real life size (1:1), from which you can easily make your on PCBs. The stuffing drawing is named <FET_CDout_top.pdf> and also enclosed.

Possible and/or some needed mods in the audio circuit:

- > For use with the above mentioned current-output DACs (TDA1541 e.g.) the input caps C_{25} and C_{26} are not used. They are substituted by wire bridges.
- If you have a voltage output DAC, you should have a look at the manufacturer's datasheet of the sample. If the output voltage is smaller than 400mV_{pp} (peak to peak), you can stay with the given schematic and you have to use the above mentioned input capacitors, if the output voltage is not symmetrical (pure AC). See the above formula for dimensioning of C₂₅. Input resistor R₂ should be about 10 times the value of the specified inner resistance, mentioned in the datasheet as "output resistance" f.e.

Some math:

Datasheet says V_{out} is < 400m V_{pp} , while R_{out} is < 10k Ω =>

 $R_2 \ge 100 k\Omega$ and according to the above formula $C_{25} = \frac{1}{2 * \pi * f_u * R_2} \implies$

 $C_{25} = 1/(2*PI*5*100.000) \rightarrow 318$ mF → you can use 0,33µF or bigger.

- If the output voltage is bigger than 400mV_{pp} but smaller than 2V_{pp}, you should use a BF245C and also change R₃ to 3k9.
- If the output voltage is bigger than 2V_{pp}, you should use a BF245C and also change R₃ to 3k9. Additionally you have to divide the output voltage of the DAC in a way to get about 2V_{pp}.

Possible and/or some needed mods in the gyrator circuit:

➤ VCC is around +12V:

 $R_8 = 10\Omega$; $R_9 = 10\Omega$; $R_{11} = omitted$; $D_1 = omitted$

VCC is +15 ... 20V:

 $R_8 = 10\Omega$; $R_9 = 2k2$; $R_{11} = 4k7$; $D_1 = omitted$

VCC is +24V ... 30V:

 $R_8 = 10\Omega$; $R_9 = 3k9$; $R_{11} = \text{omitted}$; $D_1 = 12V$ -Zener (e.g. BZX55C12)

➤ VCC is bigger (e.g. +50V):

 $R_8 = 1k5$; $R_9 = 3k9$; $R_{11} = omitted$; $D_1 = 12V$ -Zener (e.g. BZX55C12)

Some hints on mounting and wiring:

- > Keep wires from DAC to the PCB as short as possible.
- Always look for the highest DC voltage inside your CD player. It is the best for VCC supply!
- The PCB is not subject to EMI/RFI catching (tested!) because of its proper copper ground-plane-design. Thus in fact try to keep it some inches away from mains transformers and digital chips. In serious cases, you had to insert the PCB into a shielding metal case.
- Only connect GND one (1) time to the remaining circuitry of the player. Try to find the best/quietest point for this connection. Use an AC mV-meter at the audio output to determine this connecting point!!!

If you use this circuit with solid state amplifiers, capable of very high upper frequency limits (>500kHz -3dB), you should not use it without a radio frequency trap (AM-coil) in series with the audio output. <u>Tube power-amps are generally not critical</u>.

Caution: This circuit has no built-in trap for the residual radio frequency dirt of the D/A conversion, which could become almost as high as 50% of the maximum audio signal. It is designed and built along the ideas of Lukasz's "Lampizator". It could damage your valuable solid state amps and tweeters!!!

Although I could not find this fact during my in-circuit tests, you had to be aware of it!

BF245 have a transition frequency of about 700MHz! The MOSFET lowers this particular value a lot, but in any case – be careful!

You will not hear it first moment, but your amps and tweeters will burn after all!!!

APPENDIX:


Design example for the widely used TDA1541:


Datasheet values:		Your design values:
<u>Current output(pin 6, 25):</u>		
I _{out} (at pos. full scale) I _{out} (at dig. Null) I _{out} (at neg. full scale)	+4mA +2mA 0mA	C_{25} = omitted; R_2 = 100 Ω (V _{in} = +200mV _{pp}); output is designed for short circuit use! R_3 = 1k2; Q_1 = BF245A


Design example for the PCM61:


Datasheet values:		Your design values:
Voltage output (pin 9):		
		In the place of $C_{25} => 10k (C_{25} \text{ omitted});$ $R_2 = 2k2 (V_{in} = 1082mV_{pp});$ $R_3 = 3k9; Q_1 = BF245C$
I _{out} Output impedance	±2mA 0,1Ω	Do not care!
Current output(pin 13	<u>):</u>	
I _{out} (at full scale) Output impedance	±1mA 1,2kΩ	C_{25} = omitted; R_2 = 150 Ω (V _{in} = 300mV _{pp}); output is designed for short circuit use! R_3 = 1k; Q_1 = BF245A

For best audio results, you should always use the current output !!!









DISCRETE SEMICONDUCTORS



Product specification Supersedes data of April 1995 File under Discrete Semiconductors, SC07 1996 Jul 30



BF245A; BF245B; BF245C

FEATURES

- Interchangeability of drain and source connections
- Frequencies up to 700 MHz.

APPLICATIONS

• LF, HF and DC amplifiers.

DESCRIPTION

General purpose N-channel symmetrical junction field-effect transistors in a plastic TO-92 variant package.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

PINNING

PIN	SYMBOL	DESCRIPTION
1	d	drain
2	S	source
3	g	gate




Fig.1 Simplified outline (TO-92 variant) and symbol.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DS}	drain-source voltage		-	-	±30	V
V _{GSoff}	gate-source cut-off voltage	I _D = 10 nA; V _{DS} = 15 V	-0.25	-	-8	V
V _{GSO}	gate-source voltage	open drain	_	-	-30	V
I _{DSS}	drain current	V _{DS} = 15 V; V _{GS} = 0				
	BF245A		2	-	6.5	mA
	BF245B		6	_	15	mA
	BF245C		12	_	25	mA
P _{tot}	total power dissipation	T _{amb} = 75 °C	_	_	300	mW
y _{fs}	forward transfer admittance	V _{DS} = 15 V; V _{GS} = 0; f = 1 kHz; T _{amb} = 25 °C	3	-	6.5	mS
C _{rs}	reverse transfer capacitance	$V_{DS} = 20 \text{ V}; V_{GS} = -1 \text{ V};$ f = 1 MHz; T _{amb} = 25 °C	_	1.1	-	pF

BF245A; BF245B; BF245C

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		-	±30	V
V _{GDO}	gate-drain voltage	open source	-	-30	V
V _{GSO}	gate-source voltage	open drain	-	-30	V
I _D	drain current		-	25	mA
l _G	gate current		-	10	mA
P _{tot}	total power dissipation	up to $T_{amb} = 75 \ ^{\circ}C;$	-	300	mW
		up to T _{amb} = 90 °C; note 1	-	300	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	150	°C

Note

1. Device mounted on a printed-circuit board, minimum lead length 3 mm, mounting pad for drain lead minimum 10 mm \times 10 mm.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient	in free air	250	K/W
	thermal resistance from junction to ambient		200	K/W

STATIC CHARACTERISTICS

 $T_i = 25 \ ^{\circ}C$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{(BR)GSS}	gate-source breakdown voltage	$I_{G} = -1 \ \mu A; \ V_{DS} = 0$	-30	_	V
V _{GSoff}	gate-source cut-off voltage	I _D = 10 nA; V _{DS} = 15 V	-0.25	-8.0	V
V _{GS}	gate-source voltage	$I_D = 200 \ \mu A; V_{DS} = 15 \ V$			
	BF245A		-0.4	-2.2	V
	BF245B		-1.6	-3.8	V
	BF245C		-3.2	-7.5	V
I _{DSS}	drain current	V _{DS} = 15 V; V _{GS} = 0; note 1			
	BF245A		2	6.5	mA
	BF245B		6	15	mA
	BF245C		12	25	mA
I _{GSS}	gate cut-off current	$V_{GS} = -20 \text{ V}; V_{DS} = 0$	-	-5	nA
		$V_{GS} = -20 \text{ V}; V_{DS} = 0; T_j = 125 \text{ °C}$	-	-0.5	μA

Note


1. Measured under pulse conditions: t_p = 300 $\mu s; \, \delta \leq 0.02.$


BF245A; BF245B; BF245C


DYNAMIC CHARACTERISTICS

Common source; T_{amb} = 25 °C; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C _{is}	input capacitance	$V_{DS} = 20 \text{ V}; V_{GS} = -1 \text{ V}; f = 1 \text{ MHz}$	_	4	-	pF
C _{rs}	reverse transfer capacitance	$V_{DS} = 20 \text{ V}; V_{GS} = -1 \text{ V}; f = 1 \text{ MHz}$	-	1.1	-	pF
C _{os}	output capacitance	$V_{DS} = 20 \text{ V}; V_{GS} = -1 \text{ V}; \text{ f} = 1 \text{ MHz}$	-	1.6	-	pF
g is	input conductance	$V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 200 \text{ MHz}$	-	250	-	μS
9 _{os}	output conductance	$V_{DS} = 15 \text{ V}; V_{GS} = 0; \text{ f} = 200 \text{ MHz}$	—	40	-	μS
y _{fs}	forward transfer admittance	V _{DS} = 15 V; V _{GS} = 0; f = 1 kHz	3	-	6.5	mS
		$V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 200 \text{ MHz}$	-	6	-	mS
y _{rs}	reverse transfer admittance	V _{DS} = 15 V; V _{GS} = 0; f = 200 MHz	-	1.4	-	mS
y _{os}	output admittance	V _{DS} = 15 V; V _{GS} = 0; f = 1 kHz	-	25	-	μS
f _{gfs}	cut-off frequency	V_{DS} = 15 V; V_{GS} = 0; g_{fs} = 0.7 of its value at 1 kHz	-	700	-	MHz
F	noise figure	$V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 100 \text{ MHz};$ R _G = 1 k Ω (common source); input tuned to minimum noise	_	1.5	_	dB









BF245A; BF245B; BF245C







$V_{DS} = 15 V.$

5

0

0

Fig.10 Drain current as a function of junction temperature; typical values for BF245B.

50


-1 V


-2 V


T_j (°C)


150

100










BF245A; BF245B; BF245C

PACKAGE OUTLINE



BF245A; BF245B; BF245C

DEFINITIONS


Data Sheet Status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification This data sheet contains final product specifications.				
Limiting values				
more of the limiting values m of the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or ay cause permanent damage to the device. These are stress ratings only and operation ny other conditions above those given in the Characteristics sections of the specification niting values for extended periods may affect device reliability.			
Application information				
Where application informatio	n is given, it is advisory and does not form part of the specification.			

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

SIPMOS[®] Small-Signal Transistor

- N channel
- Enhancement mode
- Logic Level
- $V_{GS(th)} = 0.8...2.0V$



Pin 1	Pin 2	Pin 3
S	G	D

Туре	V _{DS}	I _D	R _{DS(on)}	Package	Marking
BS 170	60 V	0.3 A	5 Ω	TO-92	BS 170
Туре	Ordering	Code	Tape and Ree	Information	
BS 170	Q67000-S	S076	E6288		

Maximum Ratings

Parameter	Symbol	Values	Unit
Drain source voltage	V _{DS}	60	V
Drain-gate voltage	V _{DGR}		
$R_{\rm GS}$ = 20 k Ω		60	
Gate source voltage	V _{GS}	± 14	
Gate-source peak voltage,aperiodic	V _{gs}	± 20	
Continuous drain current	I _D		A
$T_{A} = 25 \text{ °C}$		0.3	
DC drain current, pulsed	I _{Dpuls}		
$T_{A} = 25 \text{ °C}$		1.2	
Power dissipation	P _{tot}		W
$T_{\rm A} = 25 \ ^{\circ}{\rm C}$		0.63	

Maximum Ratings

Parameter	Symbol	Values	Unit
Chip or operating temperature	Tj	-55 + 150	°C
Storage temperature	T _{stg}	-55 + 150	
Thermal resistance, chip to ambient air ¹⁾	R _{thJA}	≤ 200	K/W
DIN humidity category, DIN 40 040		E	
IEC climatic category, DIN IEC 68-1		55 / 150 / 56	

Electrical Characteristics, at $T_j = 25^{\circ}$ C, unless otherwise specified

Parameter	Symbol	Values U		Unit	
		min.	typ.	max.	

Static Characteristics

Drain- source breakdown voltage	V _{(BR)DSS}				V
$V_{\rm GS}$ = 0 V, $I_{\rm D}$ = 0.25 mA, $T_{\rm j}$ = 25 °C		60	-	-	
Gate threshold voltage	V _{GS(th)}				
$V_{\rm GS} = V_{\rm DS}$, $I_{\rm D} = 1$ mA		0.8	1.4	2	
Zero gate voltage drain current	I _{DSS}				μA
$V_{\rm DS} = 60 \text{ V}, V_{\rm GS} = 0 \text{ V}, T_{\rm j} = 25 \text{ °C}$		-	0.05	0.5	
$V_{\text{DS}} = 60 \text{ V}, V_{\text{GS}} = 0 \text{ V}, T_{\text{j}} = 125 \text{ °C}$		-	-	5	
Gate-source leakage current	I _{GSS}				nA
$V_{\rm GS} = 20 \text{ V}, \ V_{\rm DS} = 0 \text{ V}$		-	1	10	
Drain-Source on-state resistance	R _{DS(on)}				Ω
$V_{\rm GS}$ = 10 V, $I_{\rm D}$ = 0.2 A		-	2.5	5	


Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Dynamic Characteristics					
Transconductance	<i>9</i> fs				S
$V_{\text{DS}} \ge 2 * I_{\text{D}} * R_{\text{DS(on)max}}, I_{\text{D}} = 0.2 \text{ A}$		0.12	0.18	-	
Input capacitance	C _{iss}				pF
$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		-	40	60	
Output capacitance	C _{oss}				
$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		-	15	25	
Reverse transfer capacitance	C _{rss}				
$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		-	5	10	
Turn-on delay time	t _{d(on)}				ns
$V_{\text{DD}} = 30 \text{ V}, V_{\text{GS}} = 10 \text{ V}, I_{\text{D}} = 0.29 \text{ A}$					
$R_{\rm G} = 50 \ \Omega$		-	5	8	
Rise time	t _r				
$V_{\text{DD}} = 30 \text{ V}, V_{\text{GS}} = 10 \text{ V}, I_{\text{D}} = 0.29 \text{ A}$					
$R_{\rm G} = 50 \ \Omega$		-	8	12	
Turn-off delay time	t _{d(off)}				
$V_{\rm DD}$ = 30 V, $V_{\rm GS}$ = 10 V, $I_{\rm D}$ = 0.29 A					
$R_{\rm G} = 50 \ \Omega$		-	12	16	
Fall time	t _f				
$V_{\text{DD}} = 30 \text{ V}, \ V_{\text{GS}} = 10 \text{ V}, \ I_{\text{D}} = 0.29 \text{ A}$					
$R_{\rm G} = 50 \ \Omega$		-	17	22	

Electrical Characteristics, at $T_j = 25^{\circ}$ C, unless otherwise specified
--


Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Reverse Diode					
Inverse diode continuous forward current	I _S				А
<i>T</i> _A = 25 °C		-	-	0.3	
Inverse diode direct current, pulsed	I _{SM}				
<i>T</i> _A = 25 °C		-	-	1.2	
Inverse diode forward voltage	V _{SD}				V
$V_{\rm GS} = 0 \text{ V}, I_{\rm F} = 0.5 \text{ A}$		-	0.9	1.2	

Power dissipation

 $P_{\rm tot} = f(T_{\rm A})$




Safe operating area $I_D = f(V_{DS})$ parameter : D = 0.01, $T_C = 25^{\circ}C$




Drain current

 $I_{\rm D} = f(T_{\rm A})$ parameter: $V_{\rm GS} \ge 10$ V




Drain-source breakdown voltage


 $V_{(\mathsf{BR})\mathsf{DSS}} = f(T_{\mathsf{j}})$



 $I_{\rm D} = f(V_{\rm DS})$ parameter: $t_p = 80 \ \mu s$, $T_j = 25 \ ^\circ C$




Typ. transfer characteristics $I_D = f(V_{GS})$ parameter: $t_p = 80 \ \mu s$ $V_{\rm DS} \ge 2 \times I_{\rm D} \times R_{\rm DS(on)max}$




Typ. drain-source on-resistance

 $R_{\text{DS (on)}} = f(I_{\text{D}})$ parameter: $t_p = 80 \ \mu s$, $T_j = 25 \ ^\circ C$




Typ. forward transconductance $g_{fs} = f(I_D)$ parameter: $t_p = 80 \ \mu s$, V_{DS}≥2 x I_D x R_{DS(on)max}




Drain-source on-resistance

 $R_{\text{DS (on)}} = f(T_{\text{j}})$ parameter: $I_{\text{D}} = 0.2 \text{ A}, V_{\text{GS}} = 10 \text{ V}$




Typ. capacitances $C = f(V_{DS})$

parameter: $V_{GS}=0V$, f = 1 MHz



Gate threshold voltage

 $V_{\text{GS (th)}} = f(T_j)$ parameter: $V_{\text{GS}} = V_{\text{DS}}$, $I_{\text{D}} = 1$ mA



Forward characteristics of reverse diode

 $I_{\rm F} = f(V_{\rm SD})$ parameter: $T_{\rm j}$, $t_{\rm p}$ = 80 µs

